

Famiglie logiche:

Inizio '900: Rele'

(es. centralini telefonici, Z3 (Germania - 1941))

Anni '40-'50: Tubi a vuoto

(es. ENIAC (US - 1946))

Anni '60: Transistor bipolari

(Discreti, poi integrati - Es. RTL, DTL, TTL,...)



Anni '70 - '80: PMOS, NMOS


(Zilog Z80, Intel 8080, Motorola 6502, Fairchild F8, ..)

Anni '90 → : CMOS


~ Tutto!

CPU Transistor Counts 1971-2008 & Moore's Law






Power Density




MOS usati come interruttori:


NMOS ON per $V_G +v_a$

PMOS ON per $V_G -v_a$



Inverter NMOS:





→ Per input *HIGH*, output $\sim 1.2V$

→ Stadio successivo pilotato da un *LOW* troppo alto




Inoltre:

R grandi difficili e non benvenute


$I_{LOW} \sim 3\mu A \rightarrow P_{inv} \sim 10\mu W \rightarrow P_{tot} \sim 1 W / 10^5 transistor$

(1 *CPU* di oggi $\sim 10kW$!)


Inverter CMOS:







Risposta in/out di un inverter 'ideale':



Risposta in/out di un inverter CMOS:







V_M tensione di drain comune

Corrente per NMOS

$$I_{Dn} = v_{sat,n} W_n C_{ox} (V_M - V_{Tn})^2 (1 + \lambda_n V_M)$$

Corrente per PMOS

$$I_{Dp} = -I_{Dn} = v_{sat,p} W_p C_{ox} (V_{DD} - V_M + V_{Tp})^2 (1 + \lambda_p (V_{DD} - V_M))$$

$$g_n = v_{sat,n} W_n C_{ox}$$

$$g_p = v_{sat,p} W_p C_{ox}$$

Trascurando i λ :

$$v_{sat,p} W_p C_{ox} (V_{DD} - V_M + V_{Tp})^2 \approx v_{sat,n} W_n C_{ox} (V_M - V_{Tn})^2$$

$$\rightarrow g_p (V_{DD} - V_M + V_{Tp})^2 \approx g_n (V_M - V_{Tn})^2$$

$$\rightarrow V_{DD} - V_M + V_{Tp} \approx \sqrt{\frac{g_n}{g_p}} (V_M - V_{Tn})$$

$$\rightarrow V_M \left(1 + \sqrt{\frac{g_n}{g_p}} \right) \approx \sqrt{\frac{g_n}{g_p}} V_{Tn} + V_{Tp} + V_{DD}$$

$$\rightarrow V_M \approx \frac{\sqrt{\frac{g_p}{g_n}} (V_{DD} + V_{Tp}) + V_{Tn}}{1 + \sqrt{\frac{g_p}{g_n}}}$$


Nessuna potenza dissipata staticamente

Ma: potenza dissipata *dinamicamente*

→ Durante le transizioni

→ Carica e scarica del carico capacitivo

(← $C_{out}(\text{stadio } n) + C_{in}(\text{stadio } n+1)$)



$i_L = C_L \frac{dv_o}{dt}$ corrente nella capacita'

$P_P = i_L V_{DS} = i_L (V_{DD} - V_o)$ Pot. istantanea dissipata dal PMOS

$E_P = \int_0^\infty P_P(t) dt = \int_0^\infty C_L (V_{DD} - V_o) \frac{dv_o}{dt} dt$ Energia

→ $E_P = \int_0^{V_{DD}} C_L (V_{DD} - V_o) dv_o = C_L V_{DD}^2 - \frac{1}{2} C_L V_{DD}^2 = \frac{1}{2} C_L V_{DD}^2$

→ $E_N = \frac{1}{2} C_L V_{DD}^2$ En. dissipata nel NMOS


→ $E_T = C_L V_{DD}^2$ En. totale dissipata

Pot. dissipata:

$P = f E_T = f C_L V_{DD}^2$

Inoltre:

Passaggio di corrente nell'inverter durante le transizioni



Pot. dissipata

$$P_{SC} \simeq V_{DD} I_{max} \frac{t_{sal} + t_{disc}}{2} f$$


Inoltre:

Piccola potenza dissipata staticamente (correnti residue)


Totale:

$$P_{tot} = f C_L V_{DD}^2 + V_{DD} I_{max} \frac{t_{sal} + t_{disc}}{2} f + P_{stat}$$


Esempi di reti logiche CMOS:




$$\bar{Y} = A + B$$




$$\bar{Y} = A B$$




$$\bar{Y} = A + B C$$




$$Y = \bar{A} + \bar{B}$$




$$Y = \bar{A} \bar{B}$$




$$Y = \bar{A} + \bar{B} \bar{C}$$



$$Y = \bar{A} + \bar{B}$$



$$Y = \bar{A} \bar{B}$$



$$Y = \bar{A}(B + C D)$$